Abstract: Low-voltage clock generation is critical for dynamic voltage scaling in modern microprocessors and SoC designs. The performance of several main PLL architectures are limited under low supply ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback